Abstract-Power factor correction converters with low harmonic input resistance are desirable loads to support the reduction of the harmonic distortion on the feeding grid. Therefore, a novel control strategy is proposed. Whereas previously proposed controllers tried to obtain a resistive behavior of the converter with a constant input impedance for all frequencies, inciuding the fundamental, the proposed control strategy allows to set a harmonic input resistance independent of the fundamental input impedance, Consequently, the harmonic input resistance remains low, even when the input power of the converter i s decreased. This paper describes the operation of a digitalIy controlled boost PFC converter with the new control algorithm. Experimental tests on a 1 kW prototype show that a practical realization of the algorithm is possible and that a programmable harmonic input resistance of the converter is obtained.
I. INTRODUCTION
In order to comply with the international standards for electromagnetic compatibility, capacitive diode bridge rectifiers are often replaced by power factor correction (PFC) converters. These PFC converters provide a constant output voltage while their input current waveform is shaped to comply with the standards. Several approaches are in use nowadays, depending on the application type, the cost of implementation and the required input power. For low powFr applications, several converter types, such as fly-back, Cuk, SEPIC, boost, ..., operating in the discontinuous conduction mode are employed
[ 1]- [3] . After all, these converters behave more or less resistive at their input when operated in the discontinuous conduction mode (DCM). Consequently, only one control loop is required for these PFC converters. Though the power factor of such converters is not unity their input current waveshape meets the standards in most cases.
For applications requiring a higher input power, device stresses and problems with conducted emission limit the use of these DCM converters. Therefore, PFC converters operated in the continuous conduction mode (CCM) 
are employed [4]-[8].
In these applications, an input current controller is applied in order to obtain either a sinusoidal line current, independent of the line voltage distortion, or a resistive line current behavior. Though bath approaches guarantee a high power factor at the input of the converter, a converter with resistive input will contribute to the damping of harmonic oscillations of the feeding grid. Recently, some papers have appeared in the field of power quality in which it was proven that such resistive behavior for harmonics is preferable [9]-[1 I]. In these papers, a shunt harmonic impedance (SHI) is proposed as a central damper for grid oscillations. Moreover, it is possible to attenuate grid resonances by implementing the resistive input behavior as a secondary fimction [12] on all converters which are connected to the grid. Nevertheless, for recently proposed converters with resistive input, this input impedance is equal for both the fundamental component and the harmonics. As a result, the harmonic input impedance of these converters changes with the input power of the converter, which is determined by the fimdamental input impedance. Hence, the damping of grid resonances will vary over time as the input power of most converters is time dependent. Therefore, a new control strategy for a boost PFC converter has been deveIoped in order to have a programmable resistive input impedance for harmonics, independent of the input impedance of the fundamental. As a result, the converter will keep its potential to damp grid oscillations, even for a low input power of the converter. The algorithm is based upon duty-ratio feedforward, a control strategy previously employed to obtain a resistive input behavior for a boost PEC converter [SI. 
11, DIGITAL CONTROL OF BOOST PFC CONVERTERS
The topology of a boost power factor correction (PFC) converter is depicted in Fig. 1 . The converter consists of an input filter, a diode bridge and a boost dc-dc converter containing a switch S, a diode D, an input inductor L, and an output capacitor C. In order to digitally control both the input impedance and the output voltage, the inductor current ii, (t), the input voltage vw(t), and the output voltage vo(t) must be sensed, scaled, and sampled. This way, these control variables are converted into their dimensionless digital samples i,,,,, and wo,,, respectively. This conversion can be described as a division by a refertmce value V z f , V,"f), followed by a sampling process [8].
A typical controller for a boost PFC converter consists of two control loops, Fig. 2 (black lines): an input current control loop, which is usually a fast loop, and an output voltage control loop, which is much slower than the current loop. The output voltage controller balances the input and the output powers o f the converter to obtain a constant output capacitor voltage by changing the desired (dimensionless) input conductance Se,-. of the converter. The product of this input conductance and the input voltage of the converter yields the desired input current i;,,, of the converter. 'The input current controller commands the PWM-unit which controls the switch S. In many cases both controllers are implemented as PI-controllers.
In [8] a new control strategy for the cument control loop was proposed to improve the resistive behavior of the converter. The control scheme is shown in Fig. 2 (gray lines) . The ideal steady-state duty-ratio is calculated using the sampled values of the input and the output voltage is improved and the frequency range for which the converter behaves resistively is extended to higher frequencies.
In order to quantify the improvements, the small-signal input impedance of a boost PFC converter with duty-ratio feedforward was calculated in [XI. The resulting input impedance of the converter for different values of the desired input impedance are displayed in Fig. 3 . This figure shows that the converter with feedforward has a resistive harmonic impedance for a frequency range dependent on the programmed value of the input conductance ge. Hence, a resistive impedance can be achieved with this algorithm for frequencies up to 1 kHz.
For higher frequencies, the converter will behave as a parallel connection of a resistor and a capacitor, due to the capacitance of the EMLfilter.
However, the input conductance gh for harmonics always remains equal to the input conductance g r of the fundamental (gh = g1 = ge) when this control strategy is applied, Consequently, the input conductance of the harmonics decreases for lower power levels, together with the damping potential of the converter. Moreover, for lower values of the desired input conductance, the influence of the input capacitance of the converter will gain significance (dashed and dash-dotted curves in Fig. 3 ) and the frequency range for which the resistive behavior is obtained becomes limited to the low-order harmonics (< 300 Hz for ge < A).
CONTROL STRATEGY FOR A PROGRAMMABLE HARMONIC RESISTANCE
(1)
This steady-state duty-ratio d~ is added to the output o f the input current controllrr As a result, the input current tracking
A. General Operation of the Control Strategy
Since the most desirable behavior is achieved with high values of the input conductance (Fig. 3) , a converter with a pronounced damping o f harmonic resonances should have a V i n V"f ds
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B. The Phase-Locked Loop
In order to obtain the required fundamental component of the line voltage, a phase-locked loop (PLL) is employed. The block diagram of this loop is displayed in Fig. 5 . The method to obtain the bdamental component of the input signal uses very common components such as a lowpass filter and a PIcontroller. Nevertheless, as input of the PLL, the line voltage is reconstructed by inverting the input voltage (at the dc-side of the diode bridge) during half of each line period. This way, an altemating signal is obtained as input of the PLL without the need to measure the line voltage at the ac-side of the diode bridge. In the ideal case, the input voltage should be inverted each time the line voltage reaches zero to obtain the line voltage. However, since in real converters the input voltage does not reach zero, the detection of these zeros is very hard to accomplish. Therefore, the waveform is inverted when a predefined threshold voltage tIth is crossed. Though this introduces some distortion in the input waveform of the PLL, the sinusoidal waveform obtained at the output of the PLL will be nearly in phase with the fimdamental component of the line voltage. The phase error can be easily calculated for a sinusoidal line voltage Gin sin(wt). The input of the PLL VPLL,~,, can be expressed as As the boost PFC converter is only capable of transferring energy from the nlains to the load, the range of input conductances must be positive. Moreover, when glSn and g+, defined as
(3)
are dimensionless digital quantities, they are restricted to values less than 1. Consequently, the input conductances g1 and gh are limited to (4) Therefore, the highest harmonic input conductance gh which can be achieved and which also corresponds to the best damping of grid resonances, is (2zf]-l. When gh is set to zero, a sinusoidal line current is obtained, independently of the input power of the converter, which is determined by 91. 
C. Operation in the Discontinuous Conduction Mode
The objective of the proposed control strategy is to obtain a resistive behavior of the converter for harmonics, independent of the input power of the converter. Nevertheless, when the input power of the converter is decreased, this converter may start to operate in the mixed conduction mode (MCM, combination of DCM near the zero-crossings and CCM in the remainder of the line period), while the duty-feedfoward algorithm of section II was only intended for operation in CCM.
As a result, the extension of this digital control algorithm for operation in MCM must be used [7] . This extension includes the correction of the input current samples by a factor K , given bv
With this extension, the line current distortion can be significantly reduced. Neverlheless, some distortion will exist, due to the changing dynamics of the converter in the discontinuous conduction mode. When the input power of the converter is low, another problem yielding line current distortion may arise. The amplitude of the fundamental component of the reference current is low, while the harmonic components (which are independent of the input power) are large, leading to negative values of the input current reference. However, due to the diode bridge at the input of the converter, the inductor current cannot become negative and it will be clamped to zero during the periods where the desired input current is negative. As a result, the input impedance of the converter for harmonics may display some undesirable variations when the input power of the converter is low and the voltage distortion high.
Iv. EXPERIMENTAL RESULTS
For the experimental verification of the control algorithm a 1 kW boost power factor correction converter is employed. 
The converter is controlled by the ADMC401 digital signal processor of Analog Devices. The sampling cf the input cunent and input voltage is synchronized with the switching of the converter, at 50 kHz, while the sampling of the output voltage is performed at 1 kHz. T h e key waveforms of the converter at full load and with a sinusoidal line voltage, are shown in Fig. 6 .
The locking of the phase-locked loop is shown in Fig. 7 . Though the output of the phase-locked loop is generated each switching cycle, the calculations required for the locking of the phase-locked loop are performed only each 0.2 ms, which explains the quantisation that can be observed in the lower Fig. 7) , the phase-locked loop is able to follow the line voltage with the correct fundamental frequency and only a very small phase-shift between the PLL-output (upper trace of Fig. 7) and the input voltage (center trace). For input voltage waveforms with a 'normal' distortion, the phase-shifi is virtually zero.
In the experimental waveforms of Figs. 8-10, the harmonic input resistance of the converter is set to its minimum (maximum of gh), which is equal to .ZtTf = 38.4 $2. In a first experiment, the influence of the new control algorithm on the operation of the converter with sinusoidal line voltage
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was evaluated. The results are shown in Fig. 8 and Table I . Both the figure and the table confirm that the line current of the converter shows a very low distortion as long as the converter operates in continuous conduction mode (input power greater than 500 W [7]): the power factor is unity, while the total harmonic distortion of the line current is only 1% in a power range between 500 W and 1000 W. Since for lower input power the converter starts operating partially in the discontinuous conduction mode, the line current shows some distortion. Nevertheless, when sample correction is employed, the THD of the line current is limited to only 4.70% for operation at 253 W. The new control strategy was also evaluated with a distorted line voltage waveform, supplied by the linear amplifier, and consisting of a hndamental 50 Hz-voltage and different loworder harmonics: 10% of 5th harmonic voltage component, and 5% of 7th and 1 l t h harmonic, corresponding with a total harmonic distortion of the line voltage of 12.25%. This voltage waveform is represented by the gray trace in Figs. 9 and 10. In Fig. 9 , the input conductance of both the fundamental and the harmonics are set to their maximum value, corresponding with a theoretical input impedance of 38.4 s1. Fig. 10 . While the irripedance of the fimdamentat increases with decreasing input power, the magnitude of the harmonic impedance €or the Fh, the 7th and the l l t h harmonic is constant for a wide power range from 500 W to 1 kW and remains very close to the programmed value. Also the phase angle of the harmonic impedances remain low, c o n h i n g the resistive nature of this impedance. The three upper black traces in Fig. 10 show a clearly visible reduction of the fundamental component of the line current, while the amplitude of the harmonic components is maintained. Even when the converter starts operating in the discontinuous conduction mode, corresponding to the lowest black trace, the waveshape is hardly affected, which shows that the magnitude of the impedance remains more or less at its desired value. Nevertheless, Table I1 demonstrates that the phase angle increases for the harmonics. The reason for this distortion is clearly visible in the lowest black curve of Fig. 10: the combination o f the large harmonic components of the is not achievable, due to the diode bridge at the input of the converter.
V. CONCLUSION
Power factor correction converters with low harmonic input resistance are desirable loads to help reducing the harmonic distortion on the feeding grid. Therefore, a novel control strategy was proposed. Whereas previously proposed controllers tried to obtain a resistive behavior of the converter with a constant input impedance for all frequencies, including the fundamental, the proposed control strategy allows to set a harmonic input resistance independent of the hndamental input impedance. Consequently, the harmonic input resistance remains low, even when the input power of the converter is decreased. This paper describes the operation of a digitally controlled boost PFC converter with the new control algorithm.
Experimental tests on a 1 kW prototype show that a practical realization of the algorithm is possible and that the harmonic input resistance of the converter can be programmed very accurately in a wide power range of the converter.
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